

LCC MODULE REFERENCE DESIGN

REVISION HISTORY




REVISION	DATA	DESCRIPTION
V1.0	2017/04/01	INITIAL RELEASE
V1.1	2017/04/11	SHEET 2 ADD ME3612 DESIGN ATTENTION
V1.2	2018/02/08	CHANGE C24/C2/C55/C19/C3/C54/C20/C17/C7/C16 TO 33PF
V1.3	2018/04/12	OPTIMIZE THE MATCHING CIRCUIT OF MAIN_ANT/AUX_ANT/GNSS_ANT

CONTENTS


SHEET	DESCRIPTION
1	REVISION & CONTENTS
2	ME3630/ME3612 DESIGN ATTENTION
3	RF REF DESIGN
4	POWER SUPPLY REF DESIGN 1
5	POWER SUPPLY REF DESIGN 2
6	POWERON AND RESET REF DESIGN
7	USB REF DESIGN
8	SIM REF DESIGN
9	UART REF DESIGN USING LEVER SHIFTOR
10	UART TXD AND RXD REF DESIGN
11	UART RTS AND CTS REF DESIGN
12	WAKE_IN/WAKE_OUT/LED/I2C REF DESIGN

doing@doiot.net 223.87.202.107 2019/4/29 8:22:52

RF REF DESIGN



GNSS PASSIVE ANTENNA




VD1 TYPE:SMBJ6.0CA
 WS6.0P6SMB-B-02
 VD12 TYPE:ESD03C32D-LCD

GNSS ACTIVE ANTENNA

NOTES:
 VDD IS POWER SUPPLY FOR ANTENNA,
 PLEASE ACCORDING TO THE SELECTED ANTENNA REQUIREMENTS FOR POWER SUPPLY DESIGN.


TITLE: LCC MODULE REFERENCE DESIGN		SHEET 08	12
		VERSION:	V1.1

LDO REF DESIGN




FB: 1.24V
VIN:16V 3A

D6 TYPE:MIC29302WU
XRP29302ETBTR-L




PLACE CLOSE TO MODULE

VBAT SUPPLY




VD11 TYPE:MMSZ5231BS-7-F
MM3Z5V1T1G

DCDC REF DESIGN



FB: 0.6V
VIN:4.5V-40V 3.0A

D5 TYPE:SY8303AIC



FB: 0.6V
VIN: 2.7V-6V 3.5A


D1 TYPE:NZ87203-11-631LF
PAM2326AGPADJ

1


2

doing@doit.net 223.87.202.107 2019/12/29 8:22:52


1.8V OUT



3.3V OUT



MODULE'S 1V8 OUT




VD10 TYPE:ESDHB5V0AE1
VESD54151

doing@doiot.net 223.87.202.107 2019/4/29 8:22:52

		SHEET OF5 12	
TITLE: LCC MODULE REFERENCE DESIGN		VERSION:	V1.1


POWERON REF DESIGN

1



PULL ON/OFF HIGH TO POWER ON


2



PULL ON/OFF LOW TO POWER ON


RESET REF DESIGN

1



PULL RST_N HIGH TO RESET

2




PULL RST_N LOW TO RESET

doing@doiot.net 223.87.202.107 2019/4/29 8:22:52

SIZE:A4+

USB REF DESIGN



FOR USB CONNECTOR



VD6/VD3/VD4
 TYPE:ZIESD9X5VU-2/TR
 AZ5215-01F.R7GZ


 L5
 TYPE:DLM0NSN900HY2D
 EXC14CT900U
 MCF08062G900-T

FOR MCU CONTROLER



VD7/VD8/VD9
 TYPE:ZIESD9X5VU-2/TR
 AZ5215-01F.R7GZ


FOR USB NC: SHOULD ADD TEST POINTS FOR DEBUG



doing@doiot.net 223.87.202.107 2019/4/29 22:50

TITLE: LCC MODULE REFERENCE DESIGN		SHEET OF 7	12
VERSION:		V1.1	


SIM REF DESIGN




NOTES:

1. FOR ME3620, R74 SHOULD BE 10K OHM.
FOR ME3630, R74 CAN BE NA, UIM_DATA PULL-UP HAS BEEN ADDED IN MODULE.
2. RECOMMENDED ADD AN ESD PROTECTION DEVICE FOR SIM PROTECTION.
PLEASE PLACE ESD NEAR THE SIM CARD AND LAYOUT FIRST THROUGH ESD DEVICE.
3. RECOMMENDED ADD 33PF BETWEEN UIM_CLK, UIM_DATA, UIM_RST AND GND TO FILTER RF SIGNAL INTERFERENCE.
4. RECOMMENDED ADD SERIES RESISTANCE IN UIM_DATA AND UIM_CLK SIGNAL.
5. UIM_DETECT IS THE INPUT SIGNAL OF THE MODULE, 1.8V.
RECOMMENDED PULL UP UIM_DETECT TO THE REFERENCE LEVEL (1.8V) BY 10K.
IT IS USED TO DETECT SIM CARD.
WHEN IT IS LOW, THERE IS A CARD, FOR HIGH, NO CARD.
PLEASE CONFIRM IF THE SIM CONNECTOR PLUG MEET THE HARDWARE REQUIREMENTS.


UART LEVEL TRANSLATOR




- NOTES:
- 1.THE VOLTAGE DOMAIN OF UART IS 1.8V.
TXB0108 REALIZE THE VOLTAGE LEVEL TRANSLATION BETWEEN MODULE AND MCU.
 - 2.VCCA SHOULD NOT EXCEED VCCB.
 - 3.FOR MORE INFORMATION ABOUT TXB0108, PLEASE REFER TO THE DATASHEET.



- NOTES:
- 1.THE VOLTAGE DOMAIN OF UART IS 1.8V.
TXB0102 REALIZE THE VOLTAGE LEVEL TRANSLATION BETWEEN MODULE AND MCU.
 - 2.VCCA SHOULD NOT EXCEED VCCB.
 - 3.FOR MORE INFORMATION ABOUT TXB0102, PLEASE REFER TO THE DATASHEET.







- NOTES:
- 1.THE VOLTAGE DOMAIN OF UART IS 1.8V.
TXB0104 REALIZE THE VOLTAGE LEVEL TRANSLATION BETWEEN MODULE AND MCU.
 - 2.VCCA SHOULD NOT EXCEED VCCB.
 - 3.FOR MORE INFORMATION ABOUT TXB0104, PLEASE REFER TO THE DATASHEET.



If use the 485 circuit, the program should be custom-made

UART_TX REF DESIGN

UART_RX REF DESIGN




doing@doiot.net 223.87.202.107 2019/4/29 8:22:52

TITLE: LCC MODULE REFERENCE DESIGN		SHEET OF 10 12	
VERSION:		V1.1	

UART_RTS REF DESIGN


UART_CTS REF DESIGN

1




VT4/VT15
TYPE:PMBT3904
MMBT3904LT1G
LMBT3904LT1G

2




VT14
TYPE:PMBT3904
MMBT3904LT1G
LMBT3904LT1G

1



VT16/VT17
TYPE:PMBT3904
MMBT3904LT1G
LMBT3904LT1G

2




VD13
TYPE:RB551VM-30TE-17
B0530WS-7-F


doing@doiot.net 223.87.202.107 2018/4/29 8:22:52

TITLE: LCC MODULE REFERENCE DESIGN		SHEET OF 1 12	
VERSION:		V1.1	


WAKE_IN REF DESIGN



LED REF DESIGN




NOTES:
BEFORE DESIGN,PLEASE CHECK IF LED_NET IS A GPIO.
IF IT IS,ITS DESIGN CAN REFER THIS SCH.
IF IT IS NOT,IT CAN NOT USE THIS REF DESIGN.



DEBUG UART(PIN67/68) SHOULD ADD TEST POINTS FOR DEBUG.

WAKE_OUT REF DESIGN



I2C REF DESIGN

